Nikita Kanani
About Candidate
- Academic experience of 5.8 year as a lecture
Experience in writing RTL models in Verilog HDL ,developing Testbenches in System Verilog and
UVM
Worked on Mini Projects like Counter, Decoder, Flip – Flops, Vending Machine ,RAM, FIFO, APB
protocol
